Chevron Left
返回到 VLSI CAD Part II: Layout

VLSI CAD Part II: Layout, 伊利诺伊大学香槟分校

4.8
85 个评分
14 个审阅

课程信息

You should complete the VLSI CAD Part I: Logic course before beginning this course. A modern VLSI chip is a remarkably complex beast: billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks). How do people manage to design these complicated chips? Answer: a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design. Our focus in this part of the course is on the key logical and geometric representations that make it possible to map from logic to layout, and in particular, to place, route, and evaluate the timing of large logic networks. Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: technology mapping, timing analysis, and ASIC placement and routing. Recommended Background: Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms). An understanding of basic digital design: Boolean algebra, Kmaps, gates and flip flops, finite state machine design. Linear algebra and calculus at the level of a junior or senior in engineering. Elementary knowledge of RC linear circuits (at the level of an introductory physics class)....

热门审阅

创建者 AL

Oct 21, 2018

Great basic overview of the core design principles for EDA

筛选依据:

13 个审阅

创建者 Shresth Niwahaal

Apr 10, 2019

very nice and challenging

创建者 Aravind

Apr 09, 2019

no comments

创建者 HARSH VARDHAN PANDEY

Apr 09, 2019

excelllent

创建者 K L N ATCHUTH

Apr 08, 2019

EXCELLENT

创建者 Ramana rao

Apr 07, 2019

THANK YOU

创建者 Navdeep Dhankhar

Apr 03, 2019

Good

创建者 Shaanvi Mehta

Mar 11, 2019

very helpful, and delivered very well.

创建者 Robin Martens

Dec 29, 2018

As a software developer without background in EE I have always wondered how Boolean logic is turned into actual physical hardware, and this course (along with its predecessor "VLSI CAD Part I: Logic") has answered all my questions.

创建者 Akash Levy

Oct 21, 2018

Great basic overview of the core design principles for EDA

创建者 Mohammad Hizzani

Sep 01, 2018

It was a great experience, really great lecturer without exaggerating, but the programming assignment 3 (which is optional) was totally a nightmare, I wrote about 1000 line of code to do both the essential and the extra parts, but not yet.

I hope there was another course for design using HDL like Verilog or System Verilog.