2. Xilinx CPLD Architecture

Loading...
查看授课大纲

您将学习的技能

Primality Test, Verilog, Digital Design, Static Timing Analysis

审阅

4.6(810 个评分)
  • 5 stars
    72.09%
  • 4 stars
    20.86%
  • 3 stars
    4.81%
  • 2 stars
    1.48%
  • 1 star
    0.74%
PM
Nov 5, 2020

This course is very basic level and I encourage all the electronics students must take this course. Thank you Timothy Scherr Sir, he explained all the concepts with detailed explanation.

SU
Sep 17, 2018

Very challenging course with tough assignments and quizes to pass with deadlines but i enjoyed this.\n\nI got practical experience in designing, compiling and analyzing FPGA circuits.

从本节课中
FPGA Architectures: SRAM, FLASH, and Anti-fuse

教学方

  • Placeholder

    Timothy Scherr

    Senior Instructor and Professor of Engineering Practice

探索我们的目录

免费加入并获得个性化推荐、更新和优惠。